Quantum information processing and its associated technologies has reached an interesting and timely stage in their development where many different experiments have been performed establishing the basic building blocks. The challenge moving forward is to scale up to larger sized quantum machines capable of performing tasks not possible today. This raises a number of interesting questions like: How big will these machines need to be? how many resources will they consume? This needs to be urgently addressed. Here we estimate the resources required to execute Shor's factoring algorithm on a distributed atom-optics quantum computer architecture. We determine the runtime and requisite size of the quantum computer as a function of the problem size and physical error rate. Our results suggest that once experimental accuracy reaches levels below the fault-tolerant threshold, further optimisation of computational performance and resources is largely an issue of how the algorithm and circuits are implemented, rather than the physical quantum hardware.
Quantum information processing and its associated technologies has reached an interesting and timely stage in their development where many different experiments have been performed establishing the basic building blocks. The challenge moving forward is to scale up to larger sized quantum machines capable of performing tasks not possible today. This raises a number of interesting questions like: How big will these machines need to be? how many resources will they consume? This needs to be urgently addressed. Here we estimate the resources required to execute Shor's factoring algorithm on a distributed atom-optics quantum computer architecture. We determine the runtime and requisite size of the quantum computer as a function of the problem size and physical error rate. Our results suggest that once experimental accuracy reaches levels below the fault-tolerant threshold, further optimisation of computational performance and resources is largely an issue of how the algorithm and circuits are implemented, rather than the physical quantum hardware.
The prospect of an entirely new industry based on quantum mechanics has motivated technological development and led to a much better understanding of the principals governing our universe at the atomic scale. For quantum technology, experimental progress has been pronounced [1] [2] [3] [4] [5] [6] [7] . Not only has a fledgling industry based on quantum key distribution already emerged [8] [9] [10] but many experimental groups now routinely demonstrate the ability to create, manipulate and read-out multiple qubits in multiple physical systems with increasingly higher accuracy [11] . The goal of developing a commercially viable, large-scale quantum computer is now coming into view. Theoretical progress is also an essential part, and fault-tolerant quantum error correction techniques, a necessity to deal with imperfect physical components, have been refined substantially [12] [13] [14] . The adaptation of these techniques to the physical restrictions of quantum hardware has led to multiple architecture designs, indicating a clear pathway towards future quantum computers [15] [16] [17] [18] [19] [20] [21] [22] [23] .
While a large-scale quantum computer is still years away, it is now possible to make qualitative and quan- * electronic address: devitt@nii.ac.jp titative predictions about the performance and required resources of such a computer. Some of the previous predictions consider hardware architectures based on specific physical systems [21, 22, [24] [25] [26] , which is an essential aspect in resource analysis. However omit a full prescription for executing the algorithms in question. Others consider promising error-correction codes and circuits, such as post-selection [12] and topological error correction [14] , yet do so without reference to particular architectures or applications. Above the hardware device level, there are a number of layers of implementation needed to finally run an algorithm. By careful choice of all technological elements and the integration of all layers of implementation, a complete analysis is now possible, which we present in this manuscript.
A full account of the resources required for faulttolerant quantum computation must consider a number of factors. Each physical component in our computer suffers from errors, therefore an appropriate error correcting code must be chosen to be compatible with the physical restrictions of the hardware. Physical error rates must be suppressed below the fault-tolerant threshold of the chosen code. Next, the code restricts the set of logically encoded gates that can be directly applied to encoded data. Each gate in the high-level quantum algorithm is then decomposed into a universal set of fault-tolerant primitives. To realise these universal primitives, ancillary states and protocols are typically required to enact teleported gates that could otherwise not be directly applied to the encoded data [27] [28] [29] . Each of these steps increases the total qubit/time overhead and must be carefully integrated together in a way that all steps are counted.
The precise details of how resources must be calculated depend on the properties of the architecture in question, the techniques utilised for fault-tolerant error correction, and the desired algorithm. In this work we will be utilising a topological error correction code implemented on a large three dimensional cluster state of qubits [14] . This error correction technique, despite the fact that it is the preferred protocol in large scale architectures, has only been briefly studied in regards to how a large scale algorithm is implemented. Translating an abstract quantum algorithm into the specific operations needed in the cluster , i.e. the development of a classical compiler, has only just begun. This step is anticipated to have a direct impact on the physical resources needed for computation. Typically, estimates consider the number of required gates in the high-level quantum algorithm and the basic amount of ancillary space needed for additional fault-tolerant protocols [21, 22, 24] . However these estimates provide only a partial analysis. Error correction codes inevitably suffer from constraints that need to be taken into account: specifically, the interaction of qubits required by the actual algorithm and qubits needed for ancillary fault-tolerant protocols. The scheduling and routing of these ancillary protocols is often overlooked when estimating resources and are likely to dramatically affect resource estimates.
By contrast, compatibility of the topological model to hardware architecture has been demonstrated [20] [21] [22] [23] . In our complete analysis, we will employ an atom-optics architecture [20, 30] , which is based on the photonic module [31] . The photonic module is a relatively simple device that allows an atomic qubit to mediate the generation of photonics entanglement. The 3D cluster state to support topological error correction will then be created by an array of these devices. Decomposition of each logical gate into a series of physical operations in this architecture is clear, and hence all the geometry and connectivity constraints at the logical and physical level can explicitly be included in the analysis.
The desired algorithm, Shor's algorithm, is a comparatively simple application compared other problems solvable by a quantum computer [26, 32] . More importantly, it has a rich history of theoretical development and explicit circuit constructions. Hence we can choose an circuit construction amenable to the system design defined above. However, to run the circuit, we still have to take the geometric constraints at the logical level into account. Even though scheduling analysis at the physical level is taken care of by the topological quantum computer model, scheduling and arrangement of gates and ancillary operations within the logical space created by the topological cluster impact performance. This step is largely unexplored, and leaves huge room for optimisation. We should remember that circuit optimisation needs to be done with such restrictions in mind. The ability of an error corrected system to realise the optimal circuit size at the logical-level is dependent on adapting to these constraints, hence estimates should be made with care.
With this given computational system, the number of photonic modules and the time required to execute the algorithm as a function of the problem size and physical error rates desirably characterize the computer. As it is designed, the analysis explicitly deals with all aspects of the error corrected algorithm from the bottom device layer to the top abstract algorithm, giving a unique, but standardized estimation method.
I. PRELIMINARIES
In the topological cluster state model a threedimensional cluster forms the effective Hilbert space in which computation takes place [14, 33] . The photonic cluster state is continuously prepared from non-entangled photons by the hardware.
Logical qubits are introduced as pairs of defects in the cluster. Defects are created in the cluster by measuring physical qubits that define the defect in the Z basis [14] . An entangling gate is realised by braiding pairs of defects. Logical errors occur when chains of physical errors connect or encircle defects, which is made less likely by increasing the circumference of defects and by increasing their separation. Physical qubits in the bulk of the cluster, those not associated with defects, are measured in the X basis. This reveals the endpoints of chains of errors, from which the most likely set of errors can be inferred. To estimate physical resources, we are ultimately interested in the size of the three-dimensional cluster state required to execute Shor's algorithm.
As the algorithm is executed at the logical level, it is useful to introduce a scale factor that essentially encapsulates the overhead associated with error correction [14] . 
A. Shor's Algorithm
We now turn to the circuit for Shor's factoring algorithm. There are a number of different circuit implementations of the algorithm [34] [35] [36] [37] , which assume that arbitrary sets of qubits can be simultaneously entangled without any penalty related to their separation. In the topological model, as gates are realized by braiding defects, one could implement a gate over a long distance without any penalty. However, multiple gates are typically implement at the same time step and necessary scheduling within the topological cluster yields nontrivial overhead. An easier approach is to modify an existing circuit so that it only requires nearest-neighbour gates in some restricted geometry. This can be done by adding swap gates to the circuit [38] [39] [40] . The Beauregard circuit [37, 38] , which we employ in this manuscript, is a Linear Nearest-Neighbour (LNN) construction [38] . This circuit is not as efficient as others, but its explicit LNN construction means we can apply it directly to the topological cluster without further modification. With logical qubits arranged in a line, the circuit to factor an L-bit number requires Q = 2L qubits and has depth K = 32L 3 , to the leading order. The circuit is not inherently robust to errors [41] , requiring an error rate per gate approximately, 10 −1 /KQ = 10 −1 /64L 4 , ensuring a 90% chance of success.
B. Gate decomposition
As with all error corrected models of quantum computation, not all gate operations can be directly applied in a fault-tolerant manner. At the logical level, only preparation of the states |+ and |0 , X and Z gates, measurement in the X and Z bases and the cnot gate can be directly applied. swap gates are achieved by deforming the trajectory of the defects with which they are associated. To complete a universal set we add the R z (π/8) and R z (π/4) rotations [14] . To apply these gates we perform a teleported gate using the ancillary states |A = (|0 +e iπ/4 |1 )/ √ 2 and |Y = (|0 +i|1 )/ √ 2. Each time we attempt the R z (π/8) gate, there is a 50% chance that a R z (π/4) correction is required.
To ensure that the error rate of the R z rotations are sufficiently low, the states |A and |Y must be of sufficient fidelity. As these ancillary states are prepared in the cluster via injection protocols [14] , state distillation is used to increase the fidelity of the ancilla state [29] , consuming multiple |A or |Y states with a lower fidelity. This process can be concatenated until the desired fidelity is reached. If p l is the error probability on the state after l levels of state distillation, then p
3 for |A and |Y respectively [29] . Each distillation circuit is probabilistic with a failure probability of O(p).
Given our set of logical gates, which now includes the R z (π/8) rotation, we need to decompose the circuit for Shor's algorithm into a sequence of these fault-tolerantly implemented gates. For an upper bound on the number of gates needed we will (pessimistically) assume every gate is a non-trivial phase rotation that must be approximated by a sequence of logical gates found using the Solovay-Kitaev algorithm [27] , and each gate in this sequence is the R z (π/8) rotation, which is most resource intensive amongst our logical gates constitutng over 50% of the decomposition [42] . Numerical results suggest that a sequence of Λ = 19.6 log(1/ )−10.5 gates is required to achieve an arbitrary single qubit rotation with accuracy [42] . Hence, to achieve the required error rate, each logical gate in the circuit can be estimated as a sequence of Λ = 19.6 log(640L 4 ) − 10.5 gates.
II. RESULTS

A. Braided circuits
We now translate the decomposed circuit for Shor's algorithm to a sequence of braids in the three-dimensional cluster state. As each gate in the algorithm is assumed to be a R z (π/8) rotation, this is the logical gate that will be designed. Shown in Fig. 2 is the braiding sequence for the logical R z (π/8) rotation at one and two levels of concatenated state distillation. Full details of these gate constructions are detailed in supplementary material. The braiding sequence is compressed manually into a cuboid such that they can be stacked tightly in the spatial and temporal directions in the cluster. The algorithmic qubits (the ones specified in the Beauregard circuit) are the green defects (two defects per algorithmic qubit occupying a cross sectional area of two logical cells). Immediately above each algorithmic qubit is an empty region of the cluster, this empty space is utilised for braided logic and swap gates required by the Beauregard circuit. The linear nearest neighbour design of the original circuit ensures that no further optimisation is required at the algorithmic level and that the defect layout of algorithmic qubits in the cluster is sufficient to realise the depth of the original circuit. Above this empty region is the distillation space for |Y states, required to implement a R z (π/4) correction gate for each applied R z (π/8) gate and Hadamard operations. Below the algorithmic qubits is the distillation space for |A states.
At one level of concatenation, each algorithmic qubit has a dedicated |A and |Y state distillery. As the algorithmic layer is linear, these distilleries connect from above and below in the cluster (direct connections in the topological model correspond to teleported gates [14] ).
For two levels of concatenation the repeating cuboid encapsulates four algorithmic qubits. The first concatenation level has physical injection points for low fidelity |A and |Y states and the size of the defects are half of what is required at the algorithmic layer. this reduced size and separation of defects for the first concatenation level is because distillation circuits have a residual error. Therefore if the error of an injected state at the physical level is O(10 −3 − 10 −4 ), then implementing full strength error correction for these circuits is redundant. The residual error from distillation will always dominate. At the second layer of concatenation, the residual error becomes commensurate with the required logical error needed for computation. Therefore, after the first layer of concatenation, defects are expanded and separated to the same size as the required error correction for the algorithm. Additionally, at the second level of concatena- 15 R z (π/8) corrections are needed and a single level one |Y distillation failure occurs), and if p is O(10 −3 ) this is also of O(10 −7 ). Corrective |Y states, needed with a probability of 0.5 for the logical R z (π/8) gate are located above the algorithmic layer.
The total logical volume of cluster for one and two levels of state distillation can be calculated explicitly. = 1386 where the factor of four accounting for the fact that the cuboid represents four gates. The number of cells along the temporal axis is D = 8 and a cross sectional area of A = 77 × 2.
B. Cluster Volume
To determine the total size of the cluster state, we need to know the amount of error correction and state distillation required. Each logical gate requires Λ × V logical cells. Hence, the failure probability of such a gate needs to be,
where p f is the error rate of a logical cell and the right hand side sets the target error rate for gates in the circuit for Shor's algorithm. For standard depolarizing noise, we can estimate the failure of a single logical volume of the cluster as, p f ≈ C 1 (C 2 p/p th ) (d+1)/2 , where d is the distance of the code, p is the physical error rate, p th is the threshold error rate, which is estimated to be approximately 0.62% and C 1 ≈ 0.13 and C 2 ≈ 0.61 [14, 43] . Assuming that p f 1 and 1/640L 4 1, the distance required to achieve the target error rate is
Here we assume that the residual error after state distillation is below the error rate of a logical cell, such that 7
Finally, we can specify the properties of the entire cluster state. The cluster contains 4L × A logical cells. The total cross-sectional area of the cluster is 5Ld × 5dA/4 physical unit cells. The third dimension of the cluster represents the temporal axis and its size determines the computational time. The depth of a single logical gate is Λ × D and the depth of a single R z (π/8) gate is ΛD × (5d/4). Therefore, the total depth of the cluster is (32L 3 ΛD) × (5d/4).
C. Physical Resources
In the architecture, photonic modules are used to prepare the cluster state and also to initialize and measure single photons [30] . There is a one-to-one mapping between the cross sectional size of the 3D cluster and the number of required modules. For a cluster with a crosssectional area of N 1 × N 2 physical unit cells, a total of (2N 1 + 1)(2N 2 + 1) optical lines are present, half require two modules for photon detection and half require four. All optical lines require one module as a probabilistic source. The number of modules required to prepare the cluster state is 2(N 1 + 2)(N 2 + 1) + 2(N 2 + 2)(N 1 + 1) [20] . This gives a total number of modules equal to (12 + 14N 1 + 14N 2 + 20N 1 N 2 ) , with N 1 = 5Ld and N 2 = 5d/4A. In addition to the number of modules, we can specify the physical size of the computer and its runtime. The dimensions of the computer are S x = 5LdM and S y = 5dM A/4, where M × M is the surface area of a photonic module (with depth < M ) [20] . The physical depth of the computer is S z ≤ 2T c f , where c f the speed of light in fiber. This depth is governed by the optical lines that recycle photons from the detectors to the sources [30] . The time required to run the algorithm is 32L
3 ΛD×5d/4×2T , where T is the time required to prepare a single layer of the cluster state [20] , corresponding to the operational speed of the photonics module. Figure 4 shows the runtime of the algorithm, the total number of photonic modules and the dimensions of the computer as functions of the physical error rate and the problem size. Here we have assumed that p th = 0.62% [14, 43] , M = 10mm and T = 10 ns [44] . Contour lines in Figure. 4 indicate where the time to completion is one year, when the total number of photonic modules is 1 billion, and when the cross sectional dimensions are 100m. With an error rate an order of magnitude below p th , the largest problem size that can be completed within a year is L ≈ 820.
III. DISCUSSION
The current record for factoring general integers is L = 768 [45] , hence as anticipated, these results show the superiority of quantum computation. However, at the same time, they seem not to demonstrate a significant increase in the processing power of quantum computers.
Our results give a comfortable upper bound for the resource requirements using explicit constructions in the topological model. The time required to factor a 1024-bit number in this analysis is 2.15 years with 1.9 billion photonic modules, required to prepare the cluster. An interesting question to ask here might be how these numbers can be compared with the fundamental circuit used in this analysis. The basic circuit requires a computational depth of 32L 3 and 2L qubits. For physical gate times of 10ns, for L = 1024, the error correction overhead is 2.3 × 10 7 temporally and 9.4 × 10 5 in terms of qubits/modules. These numbers are based on a physical error rate an order of magnitude below threshold. This overhead, resulting from the error correction, can potentially be significantly reduced by optimisations unrelated to the fundamental hardware. This can be easily highlighted by the fact that decreasing the error rate by an order of magnitude results in a speed-up of to 1.14 years. The same speed-up can be achieved by compactifying the topological circuits shown here by 44% along the temporal axis of the cluster.
There has been many other resource estimates made for a computer employing both concatenated and topological coding models. Thaker et al. estimated that to factor a 1024-bit number using an architecture based on trapped ions would take around 25 days [24] . Van Meter et al. estimated a 2048-bit number on a distributed architecture based on quantum dots would take around 400 days [21] . Jones et al. recently improved the latter estimate to around 10 days [22] by utilising a monolithic array of dots and increasing the speed of fundamental error correction cycles. New results in superconducting designs suggest a factoring time, for a 2000-bit number, slightly less than one day [46] . In these estimates differences arise due to how the algorithm is implemented. Until a complete analysis is performed, it is meaningless to directly compare them. In particular, more resource efficient techniques are utilised in these results which need to be explicitly integrated within the topological model for future estimates.
All resource estimates, including ours, illustrates that large fraction of the overhead arises from the need to prepare ancillary states. Other results assume sufficient space within the computer such that ancillary protocols can be completed rapidly enough that the depth of the algorithmic circuit is unchanged. This could be of significant benefit. However, the appropriate routing of these ancillary protocols need to be explicit. How distillation circuits are interfaced with data qubits needs to be detailed and exactly which protocols are utilised needs to be analysed. Estimates from Refs. [22, 46] use the most optimal circuit for Shor's algorithm [34, 47] . This circuit has not yet been adapted to the geometric constraints of the topological cluster. Until an appropriate construction is presented for the topological cluster it is difficult to assume that the circuit size will remain unchanged. If such a circuit design is presented, then we anticipate immediate reductions in resources. Previous results also assume that various subcomponents of a fault-tolerant implementation can be applied without space/time penalty. There has been many results published optimising various components in a fully error corrected quantum algorithm [48] [49] [50] [51] . However, each of these results have been derived in isolation, some have not been converted into the topological model and none have been carefully integrated together. This is the primary challenge of topological computation. Subcomponents may be efficient, but the success of a large-scale computation requires delicate integration. Our results illustrate that there is a significant gap between optimistic resource estimates and those performed using explicit circuit contractions.
It is clear that before a quantum computer is actually build that algorithmic compilation is a necessity. Reducing the burden on experimental development is ultimately a function of how we realise abstract algorithms. This analysis illustrated that there is much work to be done. While the topological model is promising, its ultimate success is dependant on continual efforts to integrate all necessary protocols in a way that minimises the number of devices and the time required to execute an algorithm.
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V. APPENDIX
Here we detail the component constructions required to build a logical R z (π/8) gate, which forms the basis for the resource estimates illustrated in the main text. The goal of these braid constructions is to minimise the total logical volume to implement the fault-tolerant gate and to ensure that braids are constructed in a manner compatible with the underlying circuits and in such a way that they can be packed densely within the overall topological cluster. The techniques used in this section to achieve compact braiding utilises results from Ref. [14] and Ref. [48] .
A. Primitive operations
First let us introduce the primitive fault-tolerant operations that are allowed in the topological model. We introduce five types of gates; measurement, initialisation, state injection, the two-qubit cnot and the teleported phase rotation, R z (θ), θ = { 
VI. COMPACTIFIED DISTILLATION CIRCUITS
With these primitive operations, the standard circuits for |A and |Y state distillation can be converted to a compactified braiding sequence. Shown in Fig. 6 are the canonical circuits for distillation. For the |Y state, one half of a logical Bell pair is encoded with the [ [7, 1, 3] ] error correcting code, after which a transversal R z (π/4) gate is applied to the encoded half and measured in the X basis. For |A state distillation half of the Bell pair is encoded with the [ [15, 1, 3] ] Reed-Muller code and a transversal R z (π/8) gate applied prior to logical measurement. Given the correct set of measurement results a purified copy of the |Y or |A state is teleported to the output half of the original Bell state. In Ref. [48] it was shown how the canonical versions of the braided logic can be compactified using previously known techniques and a process known as defect bridging. Illustrated in Fig.  7 are the compactified versions of the circuits shown in Fig. 6 . In Fig. 7a ) we show the compactified version of the |A state distillation circuit. The sets of coloured pyramids represent the injection and gate teleportation needed to realise the transversal R z (π/8) and corrective R z (π/4) gates applied to the encoded half of the initial Bell state, with colour coding matching Fig. 6 . Imbedded within the defect structure is the logical Z measurement present in the teleported gate circuit and this logical measurement result dictates if a further corrective R z (π/4) rotation needs to be applied (again via injection and teleportation, this time using a |Y state). For this circuit, a strictly enforced temporal axis is needed because the logical measurement of the first injection and teleportation dictates if the second one needs to be applied.
In Fig. 7b ) and c) we show the compactified version of the |Y state distillation circuit. Fig. 7b) illustrates the compact version, using known techniques excluding bridging, while Fig. 7c) illustrates the final version after defect bridging. We present both circuits as they will both be used in a concatenated distillation sequence. Unlike the |A state distillation circuits, there is no strict enforcement of a temporal axis in the cluster. Although the transversal R z (π/4) operation for |Y state distillation is also probabilistic for each teleported gate, the correction operation is a simple Z gate which can be applied via appropriate classical tracking of the Pauli frame. In all three versions of the circuit, the relevant output defects are shown with black caps.
VII. LEVEL 1 CONCATONATED GATE
The level one concatenated R z (π/8) gate is relatively simple to construct, primarily because all injection points correspond to physical qubits in the topological cluster. For each algorithmic qubit in the computer, the region below is devoted to |A state distillation while one logical cell above contains empty cluster to enable swap and cnot operations between algorithmic qubits. The region above this layer is devoted to |Y state distillation. Unlike higher levels of concatenation, a single R z (π/8) gate can be defined which can be repeated along the spatial and temporal axes of the cluster. Fig. 8a) illustrates the complete gate which has a depth along the temporal axis of D = 5 and a cross sectional area in the cluster of A = 21×2. The algorithmic qubit is idle until the distillation operations are complete and with a 50% probability, the corrective R z (π/4) gate need not be applied. At one level of concatenation, all defects in the circuit have the same size and separation. For a level one concatenated circuit there is no extra space for distillation circuits to compensate for a failure event in the circuit itself. As the logical error rate required by the computer at one level of concatenation is high (for an experimentally feasible physical gate error), the total number of gates per logical time step will be quite comparatively small and hence the probability of a failed distillation circuit per logical time step is quite low. Therefore, in the even that a distillation circuit fails, this structure would be repeated. In our analysis we assume that all gates are R z (π/8) rotations, however in reality this is not the case. In the event of an occasional failure, a repeated distillation circuit can be performed in cluster spaces otherwise vacant due to other logic operations during computation.
VIII. LEVEL 2 CONCATONATED GATE
Forming a second level concatenated R z (π/8) gate is significantly more complex. This is due to injection points at the second level coming from outputs of level one circuits. From Fig. 6a ) you can see that accessibility to the |A state injection points within the braiding structure is quite limited. As a well defined temporal axis has to be maintained, we need to modify the |A state circuit such that these injection points can be connected easily to the level one outputs. The following sequence of images illustrates the deformations.
These deformations allow us to access the 15 injection points that will use the output from the level one distillation circuits. Note that the temporal axis of the circuit is still well defined as the injection points for the corrective R z (π/4) gates occur after the transversal R z (π/8) gates.
We can now combine the structure in Fig. 13 with 15 copies of level one distillation circuits. As noted in the main text and introduced in Ref. [48] , because of the residual error associated with distillation, the error correction associated with level one does not have to be Examples of basic operations that are used to construct braid sequences. a) Primal defects in a horseshoe shape are used to prepare a logical qubit in the state |0 and to measure a logical qubit in the Z basis. An arbitrary state can be prepared by measuring one of the physical qubits (shown in pink) in a rotated basis as the defects are created. b) Similarly, dual defects in a horseshoe shape are used to prepare a logical qubit in the state |+ and to measure a logical qubit in the X basis. c) A cnot gate can be achieved by braiding a pair of dual defects (prepared in the state |+ ) with three pairs of primal defects (the control qubit, the target qubit and an extra qubit prepared in the state |0 ) [14] . d) A teleported Z rotation can be achieved by attaching the relevant ancillary state to the data qubit [14] .
as strong as level two. The size and separation of defects at level two must match up with the error correction strength at the algorithmic level, however the strength of error correction for the level one distillation circuits only needs to be as strong as the residual error associated with the circuits themselves. Hence at level one we reduce the size and separation of defects by a factor of two. This reduction in required error correction at level one allows us to stack 17 copies of Fig. 6a ) along the input edge of Fig. 13 and form the appropriate input/output connections. The fact that there is space to stack 17 copies of the level one distillation circuit helps us to protect agains distillation failure at level one. The failure of the first level to produce enough states requires three distillation circuits to fail, which occurs with a probability of order 17 3 p 3 , which for p = 10 −3 is O(10 −7 ). Therefore, a failure at the first level of concatenation will not occur at every logical time step and only in certain rare times will an algorithmic qubit have to wait until a level one distillation circuit is redone.
After defects are outputted from the level one circuits they are expanded to full error correction strength and attached to the level two circuit at the appropriate points (in Fig. 15 we have removed the pyramid structures at the injection points of the level two circuit, but retain the colour coding) . This expansion needs to be done carefully. While the level one circuit can have a separation between defects half that of the level two circuit, the separation of level one defects and level two defects must be the same as separations within the level two circuit. This is because error chains can begin on a level two defect and terminate on a level one defect.
The final part of this circuit is the corrective R z (π/4) operations that may need to be applied at the second level of concatenation. Unlike level one circuits, these gates need to utilise |Y states that have been distilled to level one. Given the compact nature of the level one |Y state circuits [ Fig. 6c)] , there is sufficient space adjacent to the relevant injection points to place 15 circuits, one for each possible R z (π/4) corrections of the second level |A state circuit, Fig. 16 illustrates. The connection points of each output of the level one |Y state distillation is expanded to the appropriate separation and size before being joined onto the level two circuit for |A state distillation. As with level one distillation circuits for |A states, the distillation circuits for corrective R z (π/4) states can fail. With this defect arrangement, the leading order failure channel is when a single |Y state circuit fails and all 15 correction gates need to be applied. This probability is given by, , again ensuring that additional time will only be needed in the computer every O(10 7 ) logical gates.
The braiding structure of Fig. 16 now allows for the application of an encoded R z (π/8) gate at two levels of concatenated distillation, but there are still two more things to consider. While we have introduced 15 copies of level one |Y state distillation for the correction of the second level |A state circuit, we still require a level two distilled |Y state in order to apply a possible correction gate to the final R z (π/4) rotation. As with the level one R z (π/8) gate, this distillation is performed above the algorithmic layer in the cluster.
The second level distillation circuit for |Y states is shown in Fig. 14 . Note that we have used two different circuits for level one distillation [ Fig. 6c) ] and level two [ Fig. 6b)] . We have not attempted to perform further compression of the level two circuit manually as its volume is sufficiently small as to not impact the depth of the overall R z (π/8) gate.
This circuit can now be incorporated into the larger structure, with the appropriate SWAP space left between the algorithmic layer and the |Y state distillation layer. Along with the second level |Y state distillation circuit, we have illustrated where an additional first level circuit can be placed in order to compensate for the possibility that one of the seven, first level circuits fail. These failure are also compensated by the fact that the final second level |Y states are only needed 50% of the time. Hence this circuit element, utilised every time a R z (π/8) gate is applied, over supplies distilled |Y states.
From Fig. 17 , the last issue to solve should be clear. The space utilised for |A state distillation occupies a cross sectional space in the lattice equal to four algorithmic qubits. Therefore, we need to duplicate the distillation structure vertically in order to produce sufficient states to serve these four algorithmic qubits. Stacking three additional copies of the |A state distillation circuits below the one in Fig. 17 gives us the stackable braiding sequence which enacts R z (π/8) gates over four algorithmic qubits. This leads to the final structure illustrated in the main text.
Implicit in these images (and throughout the discussion) is the possibility of dynamical configuration of these structures if level one distillation circuits fail. These diagrams assume that all distillation circuits output successfully and can be connected as shown. If this is not the case, a reconfiguration of the overall circuit is needed. The design of these reconfigured circuits can be done offline, but their actual application will be chosen dynamically as the computation is run. As discussed, we have given sufficient space within the second level structure to ensure that a total failure (i.e. one where we do not have sufficient distilled states at the first level of concatenation) does not occur at every time step of computation. However, it is expected that at least one circuit will fail throughout the computer, at every logical time step, that can be compensated by these extra resources. The dynamical reconfiguration is not expected to increase the depth of these fault-tolerant gates in a significant way, but do still need to be calculated. Given the large num- In order to have clean access to the seven injection points at level two, a less optimised version of the circuit is used. This structure does have the ability to be compressed further, however the majority of resources needed by the Rz(π/8) gate is dedicated to |A state distillation and consequently we do not compact this circuit further. Space in the structure also exists for an additional level one distillation circuit to protect against circuit failure at level one. This circuit can connect without penalty by a reordering of qubits in the second level circuit and connecting the auxiliary circuit to the output side.
Defects are expanded to full error Correction prior to connection FIG. 15: Connecting multiple first level distillation circuits to the modified second level distillation circuit. Before the output of level one is connected to the relevant injection points at level two the defects are expanded to the full strength error correction needed at the algorithmic level. The first level distillation circuits can utilise a smaller error correcting code as the residual error from the distillation circuit will be higher than the required protection of the data qubits. As such, the first level defects must maintain a separation from the second level circuits compatible with the strength of error correction at level two.
circuits are placed in empty space adjacent to where they may be required |Y Level one state distillation FIG. 16: 15 copies of level one |Y state distillation are introduced into an empty cluster region to provide corrective operations to the |A state distillation circuit at second level. These circuits can utilise smaller defects as they are level one circuits.
FIG. 17:
Complete structure for the Rz(π/8) rotation for one of the four algorithmic qubits present in the repeating unit (we have reversed the temporal axis in this image for readability). Two levels of |A state distillation, with necessary correction gates sit below the algorithmic layer and two levels of |Y state distillation exists above the algorithmic layer for the final Rz(π/4) correction, required 50% of the time. There are additional redundant circuit elements that are included to protect against the failure of level one distillation circuits. The connection structures illustrated here assume no such failures occur. This circuit would have to be modified dynamically depending on the result of certain measurements.
